Prof. Chen has a paper accepted by ISVLSI 2019. Especially thanks to Prof. Kai-Chiang Wu.
Ning-Chi Huang, Yu-Guang Chen, and Kai-Chiang Wu, “Exploration and Exploitation of Dual Timing Margins for Improving Power Efficiency of Variable-Latency Designs”